SVE Instruction List by Dougall Johnson
UZP1 (predicates): Concatenate even elements from two predicates
UZP1 Pd.S, Pn.S, Pm.S (SVE (SME
svbool_t svuzp1_b32(svbool_t op1, svbool_t op2)
128-bit SVE

Set the low half of (3) to the even 4-bit segments from (1), and the high half of (3) to the even 4-bit segments from (2).
256-bit SVE

Set the low half of (3) to the even 4-bit segments from (1), and the high half of (3) to the even 4-bit segments from (2).
512-bit SVE

Set the low half of (3) to the even 4-bit segments from (1), and the high half of (3) to the even 4-bit segments from (2).
Larger sizes
1024-bit SVE

Set the low half of (3) to the even 4-bit segments from (1), and the high half of (3) to the even 4-bit segments from (2).
2048-bit SVE

Set the low half of (3) to the even 4-bit segments from (1), and the high half of (3) to the even 4-bit segments from (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.