SVE Instruction List by Dougall Johnson
UZP2 (vectors): Concatenate odd elements from two vectors
UZP2 Zd.S, Zn.S, Zm.S (SVE (SME
svfloat32_t svuzp2[_f32](svfloat32_t op1, svfloat32_t op2)
svint32_t svuzp2[_s32](svint32_t op1, svint32_t op2)
svuint32_t svuzp2[_u32](svuint32_t op1, svuint32_t op2)
128-bit SVE

Set the low half of (3) to the odd 32-bit elements from (1), and the high half of (3) to the odd 32-bit elements from (2).
256-bit SVE

Set the low half of (3) to the odd 32-bit elements from (1), and the high half of (3) to the odd 32-bit elements from (2).
512-bit SVE

Set the low half of (3) to the odd 32-bit elements from (1), and the high half of (3) to the odd 32-bit elements from (2).
Larger sizes
1024-bit SVE

Set the low half of (3) to the odd 32-bit elements from (1), and the high half of (3) to the odd 32-bit elements from (2).
2048-bit SVE

Set the low half of (3) to the odd 32-bit elements from (1), and the high half of (3) to the odd 32-bit elements from (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.