SVE Instruction List by Dougall Johnson
XAR: Bitwise exclusive OR and rotate right by immediate
XAR Zdn.B, Zdn.B, Zm.B, #const (SVE2 (SME
svint8_t svxar[_n_s8](svint8_t op1, svint8_t op2, uint64_t imm3)
svuint8_t svxar[_n_u8](svuint8_t op1, svuint8_t op2, uint64_t imm3)
128-bit SVE
For each 8-bit unsigned integer set (3) to (1) ^ (2) rotated right by const. This can be also be written as ( ( (1) ^ (2) ) >> const ) | ( ( (1) ^ (2) ) << ( 8 − const ) ). The rotate amount is limited to 1 ≤ const ≤ 8.
256-bit SVE
For each 8-bit unsigned integer set (3) to (1) ^ (2) rotated right by const. This can be also be written as ( ( (1) ^ (2) ) >> const ) | ( ( (1) ^ (2) ) << ( 8 − const ) ). The rotate amount is limited to 1 ≤ const ≤ 8.
512-bit SVE
For each 8-bit unsigned integer set (3) to (1) ^ (2) rotated right by const. This can be also be written as ( ( (1) ^ (2) ) >> const ) | ( ( (1) ^ (2) ) << ( 8 − const ) ). The rotate amount is limited to 1 ≤ const ≤ 8.
Larger sizes
1024-bit SVE
For each 8-bit unsigned integer set (3) to (1) ^ (2) rotated right by const. This can be also be written as ( ( (1) ^ (2) ) >> const ) | ( ( (1) ^ (2) ) << ( 8 − const ) ). The rotate amount is limited to 1 ≤ const ≤ 8.
2048-bit SVE
For each 8-bit unsigned integer set (3) to (1) ^ (2) rotated right by const. This can be also be written as ( ( (1) ^ (2) ) >> const ) | ( ( (1) ^ (2) ) << ( 8 − const ) ). The rotate amount is limited to 1 ≤ const ≤ 8.
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.