SVE Instruction List by Dougall Johnson
ZIP1 (predicates): Interleave elements from low halves of two predicates
ZIP1 Pd.S, Pn.S, Pm.S (SVE (SME
svbool_t svzip1_b32(svbool_t op1, svbool_t op2)
128-bit SVE

Set (3) to the interleaved 4-bit segments from the low halves of (1) and (2).
256-bit SVE

Set (3) to the interleaved 4-bit segments from the low halves of (1) and (2).
512-bit SVE

Set (3) to the interleaved 4-bit segments from the low halves of (1) and (2).
Larger sizes
1024-bit SVE

Set (3) to the interleaved 4-bit segments from the low halves of (1) and (2).
2048-bit SVE

Set (3) to the interleaved 4-bit segments from the low halves of (1) and (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.