SVE Instruction List by Dougall Johnson
See "ZIP1, ZIP2 (vectors)" in the exploration tools

ZIP1 (vectors): Interleave elements from low halves of two vectors

ZIP1 Zd.H, Zn.H, Zm.H (SVE (SME
svbfloat16_t svzip1[_bf16](svbfloat16_t op1, svbfloat16_t op2)
svfloat16_t svzip1[_f16](svfloat16_t op1, svfloat16_t op2)
svint16_t svzip1[_s16](svint16_t op1, svint16_t op2)
svuint16_t svzip1[_u16](svuint16_t op1, svuint16_t op2)

128-bit SVE

Set (3) to the interleaved 16-bit elements from the low halves of (1) and (2).

256-bit SVE

Set (3) to the interleaved 16-bit elements from the low halves of (1) and (2).

512-bit SVE

Set (3) to the interleaved 16-bit elements from the low halves of (1) and (2).

Larger sizes

1024-bit SVE

Set (3) to the interleaved 16-bit elements from the low halves of (1) and (2).

2048-bit SVE

Set (3) to the interleaved 16-bit elements from the low halves of (1) and (2).

Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.