SVE Instruction List by Dougall Johnson
ZIPQ1: Interleave elements from low halves of each pair of quadword vector segments
ZIPQ1 Zd.H, Zn.H, Zm.H (SVE2.1 (SME2.1
128-bit SVE

Within each 128-bit segment, set (3) to the interleaved 16-bit elements of the low halves of that segment from (1) and (2).
256-bit SVE

Within each 128-bit segment, set (3) to the interleaved 16-bit elements of the low halves of that segment from (1) and (2).
512-bit SVE

Within each 128-bit segment, set (3) to the interleaved 16-bit elements of the low halves of that segment from (1) and (2).
Larger sizes
1024-bit SVE

Within each 128-bit segment, set (3) to the interleaved 16-bit elements of the low halves of that segment from (1) and (2).
2048-bit SVE

Within each 128-bit segment, set (3) to the interleaved 16-bit elements of the low halves of that segment from (1) and (2).
Report mistakes or give feedback
Inspired by and based on the x86/x64 SIMD Instruction List by Daytime.