Firestorm: FMOV (scalar, immediate, S) measurements

Code:

  fmov s0, #1.0

(no loop instructions)

1000 unrolls and 1 iteration

Retires: 1.000

Issues: 1.000

Integer unit issues: 0.000

Load/store unit issues: 0.000

SIMD/FP unit issues: 1.000

All non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	03	1e	3f	51	schedule uop (52)	schedule simd uop (54)	dispatch simd uop (57)	ldst uops in schedulers (5b)	69	6d	6e	map stall dispatch (70)	map rewind (75)	map stall (76)	dispatch uop (78)	map simd uop (7e)	82	83	flush restart other nonspec (84)	85	inst all (8c)	inst simd alu (9a)	l1d cache writeback (a8)	ac	cf	d5	map dispatch bubble (d6)	dd	fetch restart (de)	e0	? simd retires (ee)	f5	f6	f7	f8	fd
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	1	16	0	1	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	1	16	0	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	2	16	0	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	1	16	2	1	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	1	16	0	1	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	2	16	0	1	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	2	16	0	1	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	1	0	73	1	16	0	1	285	1000	289	289	289	289	289
1004	288	2	12	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	1	16	1	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	0	73	1	16	0	1	285	1000	289	289	289	289	289

Count: 8

Code:

  fmov s0, #1.0
  fmov s1, #1.0
  fmov s2, #1.0
  fmov s3, #1.0
  fmov s4, #1.0
  fmov s5, #1.0
  fmov s6, #1.0
  fmov s7, #1.0

(fused SUBS/B.cc loop)

100 unrolls and 100 iterations

Result (median cycles for code divided by count): 0.2505

All non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	03	mmu table walk data (08)	l2 tlb miss data (0b)	18	19	1e	1f	3f	51	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch int uop (56)	dispatch simd uop (57)	int uops in schedulers (59)	ldst uops in schedulers (5b)	60	61	69	6d	6e	map stall dispatch (70)	map rewind (75)	map stall (76)	dispatch uop (78)	map int uop (7c)	map simd uop (7e)	map int uop inputs (7f)	82	83	flush restart other nonspec (84)	85	inst all (8c)	inst branch (8d)	inst branch taken (90)	inst branch cond (94)	inst int alu (97)	inst simd alu (9a)	9f	ld unit uop (a6)	l1d cache writeback (a8)	ac	c2	cf	d5	map dispatch bubble (d6)	dd	fetch restart (de)	e0	? int output thing (e9)	? simd retires (ee)	? int retires (ef)	f5	f6	f7	f8	fd
80204	20048	161	0	0	0	0	0	0	82	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	2	16	1	1	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	161	0	0	0	0	12	0	61	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	1	16	2	1	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	161	0	0	0	0	0	0	40	25	80100	100	80000	100	80000	520	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80095	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	3	0	5110	1	16	1	3	20035	0	80000	100	20039	20039	20039	20039	20089
80204	20038	161	0	0	0	0	0	0	92	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80220	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	1	16	2	1	20035	12	80000	100	20039	20345	20298	20039	20039
80204	20038	160	0	0	0	0	12	0	40	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	1	16	2	1	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	161	0	0	0	0	0	0	96	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	2	16	1	2	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	160	0	0	0	0	12	0	68	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	1	16	1	1	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	161	0	0	0	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	1	0	0	5110	2	16	1	2	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	161	0	0	0	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	1	3	0	5110	1	16	1	1	20035	0	80000	100	20039	20039	20039	20039	20039
80204	20038	161	0	0	0	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	0	20019	20038	20038	9973	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	1	16	1	2	20035	0	80000	100	20039	20039	20039	20039	20039

1000 unrolls and 10 iterations

Result (median cycles for code divided by count): 0.2505

All non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	03	mmu table walk data (08)	l2 tlb miss data (0b)	18	19	1e	1f	3f	51	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch int uop (56)	dispatch simd uop (57)	int uops in schedulers (59)	ldst uops in schedulers (5b)	60	69	6d	6e	map stall dispatch (70)	map rewind (75)	map stall (76)	dispatch uop (78)	map int uop (7c)	map simd uop (7e)	map int uop inputs (7f)	82	83	flush restart other nonspec (84)	85	inst all (8c)	inst branch (8d)	inst branch taken (90)	inst branch cond (94)	inst int alu (97)	inst simd alu (9a)	9f	l1d tlb access (a0)	ld unit uop (a6)	l1d cache writeback (a8)	a9	ac	c2	cf	d5	map dispatch bubble (d6)	dd	fetch restart (de)	e0	? int output thing (e9)	? simd retires (ee)	? int retires (ef)	f5	f6	f7	f8	fd
80024	20047	161	0	0	0	0	0	0	157	25	80010	10	80000	10	80000	50	560000	1	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	0	0	0	0	5020	7	16	7	6	20035	0	80000	10	20039	20039	20039	20039	20039
80024	20038	161	0	0	0	0	0	0	81	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	0	0	0	0	5020	7	16	6	5	20035	0	80000	10	20039	20039	20039	20039	20039
80024	20038	161	0	0	0	0	0	0	556	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	0	0	3	0	5020	6	16	6	6	20035	0	80000	10	20039	20039	20039	20039	20039
80024	20038	161	0	0	0	0	12	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	1	0	0	2	5020	6	16	6	5	20035	0	80000	10	20039	20039	20039	20039	20039
80024	20038	161	0	0	0	0	0	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	0	0	0	0	5020	6	16	6	6	20035	0	80000	10	20039	20039	20039	20039	20039
80024	20038	161	0	0	0	0	0	0	116	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	1	0	0	0	5020	6	16	6	6	20035	0	80000	10	20039	20091	20039	20039	20039
80024	20038	161	0	0	0	0	132	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	0	0	0	0	0	5020	5	16	6	6	20035	0	80000	10	20039	20039	20039	20039	20039
80024	20038	161	0	0	0	0	0	0	635	64	80105	11	80188	12	80193	55	560670	0	20100	20088	20089	10014	7	10072	80209	20	80000	20	20089	20137	3	1	80021	10	9	10	10	80000	10	2	2	0	2	935	0	5038	5	26	6	4	20113	1	80000	10	20140	20039	20092	20142	20090
80024	20087	162	1	1	1	2	264	88	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	2	1	80021	10	9	10	10	80000	10	0	0	1	0	0	0	5020	6	16	5	7	20074	0	80000	10	20088	20039	20039	20039	20039
80024	20038	161	0	0	1	0	0	0	333	44	80010	10	80000	10	80000	50	560000	0	20057	20038	20038	9996	3	10018	80010	20	80000	20	20089	20038	1	1	80021	10	9	10	10	80000	10	0	0	0	0	6	0	5020	6	16	5	6	20035	0	80000	10	20039	20039	20039	20039	20039

FMOV (scalar, immediate, S)

Test 1: uops

1000 unrolls and 1 iteration

Test 2: throughput

100 unrolls and 100 iterations

1000 unrolls and 10 iterations