Apple Microarchitecture Research by Dougall Johnson M1/A14 P-core (Firestorm): Overview | Base Instructions | SIMD and FP Instructions M1/A14 E-core (Icestorm): Overview | Base Instructions | SIMD and FP Instructions
Code:
frintz v0.8h, v0.8h
movi v0.16b, 1 movi v1.16b, 2
(no loop instructions)
Retires: 1.000
Issues: 1.000
Integer unit issues: 0.000
Load/store unit issues: 0.000
SIMD/FP unit issues: 1.000
retire uop (01) | cycle (02) | 03 | l2 tlb miss data (0b) | 19 | 1e | 3f | 4e | 51 | schedule uop (52) | schedule simd uop (54) | dispatch simd uop (57) | ldst uops in schedulers (5b) | 60 | 69 | 6d | 6e | map stall dispatch (70) | map rewind (75) | map stall (76) | dispatch uop (78) | map simd uop (7e) | map simd uop inputs (81) | 82 | 83 | flush restart other nonspec (84) | 85 | inst all (8c) | inst simd alu (9a) | l1d tlb miss (a1) | l1d cache writeback (a8) | ac | cf | d5 | map dispatch bubble (d6) | dd | fetch restart (de) | e0 | ? simd retires (ee) | f5 | f6 | f7 | f8 | fd |
1004 | 3037 | 22 | 0 | 0 | 0 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 22 | 0 | 0 | 24 | 82 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 0 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 0 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 0 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 3 | 73 | 1 | 16 | 1 | 1 | 2701 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 12 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 0 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 1 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 0 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 0 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 1 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 22 | 0 | 0 | 0 | 103 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 0 | 82 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 1 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 0 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
1004 | 3037 | 23 | 0 | 0 | 0 | 61 | 2547 | 25 | 1000 | 1000 | 1000 | 398160 | 0 | 3018 | 3037 | 3037 | 2414 | 3 | 2895 | 1000 | 1000 | 1000 | 3037 | 3037 | 1 | 1 | 1001 | 1000 | 0 | 0 | 3 | 73 | 1 | 16 | 1 | 1 | 2629 | 1000 | 3038 | 3038 | 3038 | 3038 | 3038 |
Code:
frintz v0.8h, v0.8h
movi v0.16b, 1 movi v1.16b, 2
(fused SUBS/B.cc loop)
Result (median cycles for code): 3.0037
retire uop (01) | cycle (02) | 03 | l2 tlb miss data (0b) | 18 | 19 | 1e | 1f | 3a | 3f | 4e | 51 | schedule uop (52) | schedule int uop (53) | schedule simd uop (54) | dispatch int uop (56) | dispatch simd uop (57) | int uops in schedulers (59) | ldst uops in schedulers (5b) | 60 | 69 | 6d | 6e | map stall dispatch (70) | map rewind (75) | map stall (76) | dispatch uop (78) | map int uop (7c) | map simd uop (7e) | map int uop inputs (7f) | map simd uop inputs (81) | 82 | 83 | flush restart other nonspec (84) | 85 | inst all (8c) | inst branch (8d) | inst branch taken (90) | inst branch cond (94) | inst int alu (97) | inst simd alu (9a) | 9f | l1d tlb access (a0) | l1d tlb miss (a1) | ld unit uop (a6) | st unit uop (a7) | l1d cache writeback (a8) | a9 | ac | c2 | branch cond mispred nonspec (c5) | branch mispred nonspec (cb) | cd | cf | d5 | map dispatch bubble (d6) | dd | fetch restart (de) | e0 | ? int output thing (e9) | ? simd retires (ee) | ? int retires (ef) | f5 | f6 | f7 | f8 | fd |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 0 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30085 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 0 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 1 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 0 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 1 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 2 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 1 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 3 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30085 | 30085 | 30038 | 30038 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 0 | 168 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 1 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 202 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30228 |
10204 | 30037 | 225 | 0 | 0 | 0 | 12 | 0 | 0 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 1 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 210 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 21 | 0 | 0 | 103 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 0 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30133 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 0 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 0 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
10204 | 30037 | 225 | 0 | 0 | 0 | 0 | 0 | 0 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 0 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29633 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
10204 | 30037 | 224 | 0 | 0 | 0 | 0 | 0 | 0 | 61 | 29547 | 25 | 10100 | 100 | 10000 | 100 | 10000 | 500 | 4277160 | 0 | 30018 | 30037 | 30037 | 28264 | 3 | 28745 | 10100 | 200 | 10000 | 200 | 10000 | 30037 | 30037 | 1 | 1 | 10201 | 100 | 99 | 100 | 100 | 10000 | 100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 710 | 1 | 16 | 1 | 1 | 29705 | 0 | 10000 | 100 | 30038 | 30038 | 30038 | 30038 | 30038 |
Result (median cycles for code): 3.0037
retire uop (01) | cycle (02) | 03 | 1e | 3f | 4e | 51 | schedule uop (52) | schedule int uop (53) | schedule simd uop (54) | dispatch int uop (56) | dispatch simd uop (57) | int uops in schedulers (59) | ldst uops in schedulers (5b) | 60 | 69 | 6d | 6e | map stall dispatch (70) | map rewind (75) | map stall (76) | dispatch uop (78) | map int uop (7c) | map simd uop (7e) | map int uop inputs (7f) | map simd uop inputs (81) | 82 | 83 | flush restart other nonspec (84) | 85 | inst all (8c) | inst branch (8d) | inst branch taken (90) | inst branch cond (94) | inst int alu (97) | inst simd alu (9a) | 9f | st unit uop (a7) | l1d cache writeback (a8) | ac | cf | d5 | map dispatch bubble (d6) | dd | fetch restart (de) | e0 | ? simd retires (ee) | ? int retires (ef) | f5 | f6 | f7 | f8 | fd |
10024 | 30037 | 225 | 12 | 61 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 1 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 0 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 1 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 0 | 61 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 0 | 30018 | 30037 | 30037 | 28286 | 7 | 28767 | 10162 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 768 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 0 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 1 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 0 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 0 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 1 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 0 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 1 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 1 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 1 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 0 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 0 | 0 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
10024 | 30037 | 225 | 12 | 103 | 29547 | 25 | 10010 | 10 | 10000 | 10 | 10000 | 50 | 4277160 | 0 | 30018 | 30037 | 30037 | 28286 | 3 | 28767 | 10010 | 20 | 10000 | 20 | 10000 | 30037 | 30037 | 1 | 1 | 10021 | 10 | 9 | 10 | 10 | 10000 | 10 | 0 | 0 | 3 | 640 | 2 | 16 | 2 | 2 | 29629 | 10000 | 10 | 30038 | 30038 | 30038 | 30038 | 30038 |
Count: 8
Code:
frintz v0.8h, v8.8h frintz v1.8h, v8.8h frintz v2.8h, v8.8h frintz v3.8h, v8.8h frintz v4.8h, v8.8h frintz v5.8h, v8.8h frintz v6.8h, v8.8h frintz v7.8h, v8.8h
movi v8.16b, 9
(fused SUBS/B.cc loop)
Result (median cycles for code divided by count): 0.2505
retire uop (01) | cycle (02) | 03 | 1e | 3f | 51 | schedule uop (52) | schedule int uop (53) | schedule simd uop (54) | dispatch int uop (56) | dispatch simd uop (57) | int uops in schedulers (59) | ldst uops in schedulers (5b) | 60 | 69 | 6d | 6e | map stall dispatch (70) | map rewind (75) | map stall (76) | dispatch uop (78) | map int uop (7c) | map simd uop (7e) | map int uop inputs (7f) | map simd uop inputs (81) | 82 | 83 | flush restart other nonspec (84) | 85 | inst all (8c) | inst branch (8d) | inst branch taken (90) | inst branch cond (94) | inst int alu (97) | inst simd alu (9a) | 9f | l1d cache writeback (a8) | a9 | ac | branch cond mispred nonspec (c5) | branch mispred nonspec (cb) | cd | cf | d5 | map dispatch bubble (d6) | dd | e0 | ? simd retires (ee) | ? int retires (ef) | f5 | f6 | f7 | f8 | fd |
80204 | 20058 | 150 | 222 | 737 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 0 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 1 | 0 | 3 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 72 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 1 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 1 | 0 | 0 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 0 | 72 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 0 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 0 | 0 | 3 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 72 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 1 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 1 | 0 | 0 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 72 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 1 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 0 | 0 | 3 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 242 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 1 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 1 | 0 | 0 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 72 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 0 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 0 | 0 | 1740 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 30 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 1 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 1 | 0 | 3 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 0 | 30 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 0 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 1 | 0 | 0 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
80204 | 20039 | 150 | 12 | 51 | 25 | 80108 | 100 | 80008 | 100 | 80020 | 500 | 640132 | 1 | 20020 | 20039 | 20039 | 9977 | 6 | 9990 | 80120 | 200 | 80032 | 200 | 80032 | 20039 | 20039 | 1 | 1 | 80201 | 100 | 99 | 100 | 100 | 80000 | 100 | 0 | 0 | 0 | 1 | 1 | 1 | 5118 | 0 | 16 | 0 | 20036 | 80000 | 100 | 20040 | 20040 | 20040 | 20040 | 20040 |
Result (median cycles for code divided by count): 0.2505
retire uop (01) | cycle (02) | 03 | 1e | 3f | 51 | schedule uop (52) | schedule int uop (53) | schedule simd uop (54) | dispatch int uop (56) | dispatch simd uop (57) | int uops in schedulers (59) | ldst uops in schedulers (5b) | 60 | 69 | 6d | 6e | map stall dispatch (70) | map rewind (75) | map stall (76) | dispatch uop (78) | map int uop (7c) | map simd uop (7e) | map int uop inputs (7f) | map simd uop inputs (81) | 82 | 83 | flush restart other nonspec (84) | 85 | inst all (8c) | inst branch (8d) | inst branch taken (90) | inst branch cond (94) | inst int alu (97) | inst simd alu (9a) | 9f | l1d cache writeback (a8) | a9 | ac | cf | d5 | map dispatch bubble (d6) | dd | fetch restart (de) | e0 | ? simd retires (ee) | ? int retires (ef) | f5 | f6 | f7 | f8 | fd |
80024 | 20039 | 150 | 12 | 82 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640820 | 0 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 1 | 0 | 3 | 5020 | 2 | 16 | 3 | 2 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 12 | 40 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 0 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 1 | 0 | 0 | 5020 | 3 | 16 | 6 | 3 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 0 | 726 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 0 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 1 | 0 | 3 | 5020 | 2 | 16 | 3 | 3 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 12 | 82 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 0 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 1 | 0 | 3 | 5020 | 2 | 16 | 3 | 5 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 0 | 126 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 0 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 1 | 0 | 3 | 5020 | 3 | 16 | 2 | 3 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 12 | 82 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 0 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 0 | 0 | 0 | 5020 | 3 | 16 | 3 | 2 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 12 | 82 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 1 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 1 | 0 | 0 | 5020 | 6 | 16 | 3 | 2 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 0 | 124 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 1 | 20020 | 20039 | 20039 | 10007 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 0 | 0 | 0 | 5020 | 5 | 16 | 7 | 6 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 0 | 40 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 1 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 0 | 0 | 0 | 5020 | 3 | 16 | 6 | 6 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |
80024 | 20039 | 150 | 0 | 40 | 25 | 80010 | 10 | 80000 | 10 | 80000 | 50 | 640000 | 1 | 20020 | 20039 | 20039 | 9996 | 3 | 10019 | 80010 | 20 | 80000 | 20 | 80000 | 20039 | 20039 | 1 | 1 | 80021 | 10 | 9 | 10 | 10 | 80000 | 10 | 0 | 0 | 0 | 5020 | 3 | 16 | 3 | 2 | 20036 | 80000 | 10 | 20040 | 20040 | 20040 | 20040 | 20040 |