Firestorm: MOVI (vector, 4S, lsl) measurements

Code:

  movi v0.4s, #3, lsl #8

(no loop instructions)

1000 unrolls and 1 iteration

Retires: 1.000

Issues: 1.000

Integer unit issues: 0.000

Load/store unit issues: 0.000

SIMD/FP unit issues: 1.000

All non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	03	1e	3f	51	schedule uop (52)	schedule simd uop (54)	dispatch simd uop (57)	ldst uops in schedulers (5b)	60	69	6d	6e	map stall dispatch (70)	map rewind (75)	map stall (76)	dispatch uop (78)	map simd uop (7e)	82	83	flush restart other nonspec (84)	85	inst all (8c)	inst simd alu (9a)	l1d cache writeback (a8)	cf	d5	map dispatch bubble (d6)	dd	fetch restart (de)	e0	? simd retires (ee)	f5	f6	f7	f8	fd
1004	288	2	0	40	25	1000	1000	1000	7000	1	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	0	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	0	49	25	1000	1000	1000	7000	1	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	9	40	25	1000	1000	1000	7000	0	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	3	0	40	25	1000	1000	1000	7000	0	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	3	0	40	25	1000	1000	1000	7000	1	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	0	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	1	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	1	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289
1004	288	2	0	40	25	1000	1000	1000	7000	1	269	288	288	123	3	146	1000	1000	288	288	1	1	1001	1000	0	73	2	16	2	2	285	1000	289	289	289	289	289

Count: 8

Code:

  movi v0.4s, #3, lsl #8
  movi v1.4s, #3, lsl #8
  movi v2.4s, #3, lsl #8
  movi v3.4s, #3, lsl #8
  movi v4.4s, #3, lsl #8
  movi v5.4s, #3, lsl #8
  movi v6.4s, #3, lsl #8
  movi v7.4s, #3, lsl #8

(fused SUBS/B.cc loop)

100 unrolls and 100 iterations

Result (median cycles for code divided by count): 0.2505

All non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	03	19	1e	3a	3f	51	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch int uop (56)	dispatch simd uop (57)	int uops in schedulers (59)	ldst uops in schedulers (5b)	60	69	6d	6e	map stall dispatch (70)	simd prf full (72)	map rewind (75)	map stall (76)	dispatch uop (78)	map int uop (7c)	map simd uop (7e)	map int uop inputs (7f)	82	83	flush restart other nonspec (84)	85	inst all (8c)	inst branch (8d)	inst branch taken (90)	inst branch cond (94)	inst int alu (97)	inst simd alu (9a)	9f	l1d tlb miss (a1)	ld unit uop (a6)	l1d cache writeback (a8)	ac	cf	d5	map dispatch bubble (d6)	dd	fetch restart (de)	e0	? simd retires (ee)	? int retires (ef)	f5	f6	f7	f8	fd
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	4	16	3	5	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	1	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	5	16	5	3	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	1	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	2	9	5110	6	16	5	6	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	24	0	40	25	80100	100	80000	100	80000	500	560000	1	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	24	0	5110	6	16	6	3	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	5	16	5	5	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	0	5110	5	16	5	5	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	6	5110	5	16	5	5	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	149	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	1	6	5110	5	16	5	3	20035	80000	100	20039	20039	20112	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	3	9	5110	6	16	5	5	20035	80000	100	20039	20039	20039	20039	20039
80204	20038	150	0	0	0	40	25	80100	100	80000	100	80000	500	560000	0	20019	20038	20038	9973	0	3	9996	80100	200	80000	200	20038	20038	1	1	80201	100	99	100	100	80000	100	0	0	0	3	5110	6	16	5	5	20035	80000	100	20039	20039	20039	20039	20039

1000 unrolls and 10 iterations

Result (median cycles for code divided by count): 0.2505

All non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	03	18	19	1e	1f	3f	51	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch int uop (56)	dispatch simd uop (57)	int uops in schedulers (59)	ldst uops in schedulers (5b)	60	69	6d	6e	map stall dispatch (70)	map rewind (75)	map stall (76)	dispatch uop (78)	map int uop (7c)	map simd uop (7e)	map int uop inputs (7f)	82	83	flush restart other nonspec (84)	85	inst all (8c)	inst branch (8d)	inst branch taken (90)	inst branch cond (94)	inst int alu (97)	inst simd alu (9a)	9f	ac	cf	d5	map dispatch bubble (d6)	dd	fetch restart (de)	e0	? simd retires (ee)	? int retires (ef)	f5	f6	f7	f8	fd
80024	20048	155	0	0	96	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	3	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	156	0	0	84	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	156	0	0	0	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	155	0	0	75	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	155	0	0	0	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	156	0	0	0	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	3	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	155	0	0	0	0	60	25	80010	10	80000	10	80000	55	560000	1	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	3	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	155	0	0	303	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	155	0	0	393	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	10009	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	2	16	2	2	20035	80000	10	20039	20039	20039	20039	20039
80024	20038	155	0	0	354	0	39	25	80010	10	80000	10	80000	50	560000	0	20019	20038	20038	9996	3	10018	80010	20	80000	20	20038	20038	1	1	80021	10	9	10	10	80000	10	0	5020	3	16	2	2	20035	80000	10	20039	20039	20039	20039	20039

MOVI (vector, 4S, lsl)

Test 1: uops

1000 unrolls and 1 iteration

Test 2: throughput

100 unrolls and 100 iterations

1000 unrolls and 10 iterations