Apple Microarchitecture Research by Dougall Johnson

M1/A14 P-core (Firestorm): Overview | Base Instructions | SIMD and FP Instructions
M1/A14 E-core (Icestorm):  Overview | Base Instructions | SIMD and FP Instructions

MOVI (vector, 2S)

Test 1: uops

Code:

  movi v0.2s, #3

(no loop instructions)

1000 unrolls and 1 iteration

Retires: 1.000

Issues: 1.000

Integer unit issues: 0.001

Load/store unit issues: 0.000

SIMD/FP unit issues: 1.000

Recorded non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch simd uop (57)	ldst uops in schedulers (5b)	dispatch uop (78)	map simd uop (7e)	? int output thing (e9)	? simd retires (ee)
1004	573	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000
1004	534	1001	1	1000	1000	4000	1000	1000	1	1000

Test 2: throughput

Count: 8

Code:

  movi v0.2s, #3
  movi v1.2s, #3
  movi v2.2s, #3
  movi v3.2s, #3
  movi v4.2s, #3
  movi v5.2s, #3
  movi v6.2s, #3
  movi v7.2s, #3

(fused SUBS/B.cc loop)

100 unrolls and 100 iterations

Result (median cycles for code divided by count): 0.5004

Recorded non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch int uop (56)	dispatch simd uop (57)	dispatch ldst uop (58)	int uops in schedulers (59)	simd uops in schedulers (5a)	ldst uops in schedulers (5b)	dispatch uop (78)	map int uop (7c)	map ldst uop (7d)	map simd uop (7e)	map int uop inputs (7f)	? int output thing (e9)	? simd retires (ee)	? int retires (ef)
80204	40086	80105	101	80004	100	80008	0	300	0	320044	80110	200	0	80014	200	1	80000	100
80204	40035	80109	101	80008	100	80012	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40035	80109	101	80008	100	80012	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40035	80109	101	80008	100	80012	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40034	80105	101	80004	100	80008	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40034	80105	101	80004	100	80008	0	300	0	320208	80154	200	0	80064	200	1	80000	100
80204	40034	80105	101	80004	100	80008	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40034	80105	101	80004	100	80008	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40034	80105	101	80004	100	80008	0	300	0	320036	80108	200	0	80012	200	1	80000	100
80204	40034	80105	101	80004	100	80008	0	300	0	320036	80108	200	0	80012	200	1	80000	100

1000 unrolls and 10 iterations

Result (median cycles for code divided by count): 0.5004

Recorded non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	schedule uop (52)	schedule int uop (53)	schedule simd uop (54)	dispatch int uop (56)	dispatch simd uop (57)	int uops in schedulers (59)	ldst uops in schedulers (5b)	dispatch uop (78)	map int uop (7c)	map simd uop (7e)	map int uop inputs (7f)	? int output thing (e9)	? simd retires (ee)	? int retires (ef)
80024	40152	80027	21	80006	20	80010	66	320000	80020	20	80000	20	11	80000	10
80024	40034	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40034	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40039	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40034	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40034	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40034	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40034	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10
80024	40040	80021	21	80000	20	80000	70	320044	80030	20	80016	20	11	80000	10
80024	40045	80021	21	80000	20	80000	65	320000	80020	20	80000	20	11	80000	10