Icestorm: MRS (TPIDRRO_EL0) measurements

Code:

  mrs x0, tpidrro_el0

(no loop instructions)

1000 unrolls and 1 iteration

Retires: 1.000

Issues: 1.000

Integer unit issues: 1.001

Load/store unit issues: 0.000

SIMD/FP unit issues: 0.000

Recorded non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	schedule uop (52)	schedule int uop (53)	? int output thing (e9)	? int retires (ef)
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000
1004	1279	1001	1001	1001	1000

Count: 8

Code:

  mrs x0, tpidrro_el0
  mrs x1, tpidrro_el0
  mrs x2, tpidrro_el0
  mrs x3, tpidrro_el0
  mrs x4, tpidrro_el0
  mrs x5, tpidrro_el0
  mrs x6, tpidrro_el0
  mrs x7, tpidrro_el0

(fused SUBS/B.cc loop)

100 unrolls and 100 iterations

Result (median cycles for code divided by count): 1.2504

Recorded non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	schedule uop (52)	schedule int uop (53)	dispatch int uop (56)	int uops in schedulers (59)	dispatch uop (78)	map int uop (7c)	map int uop inputs (7f)	? int output thing (e9)	? int retires (ef)
80204	100053	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80010	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80001	80100
80204	100035	80101	80101	100	300	100	200	200	80009	80100

1000 unrolls and 10 iterations

Result (median cycles for code divided by count): 1.2504

Recorded non-zero counters (first 10 of 64 runs)

retire uop (01)	cycle (02)	schedule uop (52)	schedule int uop (53)	dispatch int uop (56)	int uops in schedulers (59)	dispatch uop (78)	map int uop (7c)	map int uop inputs (7f)	? int output thing (e9)	? int retires (ef)
80024	100053	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80001	80010
80024	100029	80011	80011	10	30	10	20	20	80009	80010
80024	100029	80011	80011	10	30	10	20	20	80010	80010
80024	100053	80011	80011	10	30	10	20	20	80001	80010

MRS (TPIDRRO_EL0)

Test 1: uops

1000 unrolls and 1 iteration

Test 2: throughput

100 unrolls and 100 iterations

1000 unrolls and 10 iterations